e2V

EV10DS130AZPY-EB Evaluation Board 10-bit DAC with 4/2:1 MUX

User Guide

Section 1

Introducti	on	1-1
1.1	Scope	1-1
1.2	Description	1-2

Section 2

Hardware	Description	2-1
2.1	Board Structure	2-1
2.2	Analog Outputs	2-2
2.3	Clock Inputs	2-2
2.4	Digital Inputs	2-3
2.5	SYNC Inputs	2-3
2.6	DSP, DSPN Signals Inputs	2-4
2.7	DSP OUT, DSPN OUT Signals Outputs	2-4
2.8	CALIBRATION Lines	2-5
2.9	IDC Inputs	2-5
2.10	Power Supplies	2-6

Section 3

Operating	g Characteristics	3-1
3.1	Introduction	3-1
3.2	Operating Procedure	3-1
3.3	Electrical Characteristics	3-3

Section 4

Sofware	Tools	4-1
4.1	Overview	4-1
4.2	Configuration	4-1
4.3	Getting Started	4-1
4.4	Troubleshooting	4-6
4.5	Operating Modes	4-7
4.6	Configuration and Software of the FPGA Memory	4-13

Section 5

Application	on Information	5-1
5.1	Analogue Input	5-1
5.2	Clock Inputs	5-2
5.3	SYNC Inputs	5-2
5.4	Input Data	5-3
5.5	Diode for Junction Temperature Monitoring	5-3

i

<i>Sectior</i> Orderin	Section 6 Ordering Information				
Section	n 7				
Append	lix	7-1			
7.1	EV10DS130AZPY-EB Electrical Schematics	7-1			
7.2	EV10DS130AZPY-EB Board Layers	7-6			

ii

e2v

Section 1 Introduction

1.1 Scope

The EV10DS130AZPY-EB Evaluation Kit is designed to facilitate the evaluation and characterization of the EV10DS130A 10-bit DAC with 4/2:1 MUX in fpBGA package.



The EV10DS130AZPY-EB Evaluation Kit includes:

- 1 MUXDAC evaluation board,
- A cable for connection to the RS-232 port,
- 1 CD-ROM that contains the software Tools necessary to use the SPI.

The evaluation system of the EV10DS130A MUXDAC device consists in a configurable printed circuit board, including the soldered MUXDAC device, a FPGA, a serial interface and a user interface running on that platform.

1.2 Description The EV10DS130AZPY Evaluation board is very straightforward as it implements e2v EV10DS130A 10-bit MUXDAC device, ALTERA FPGA, SMA connectors for the sampling clock, analog outputs and reset inputs accesses. Thanks to its user-friendly interface, the EV10DS130AZPY-EB Kit enables to test all the functions of the EV10DS130A 10-bit MUXDAC.

To achieve optimal performance, the EV10DS130AZPY-EB designed in a 6-metal-layer board using RO4003 epoxy dielectric material. The board implements the following devices:

- The EV10DS130AZPY 10-bit MUXDAC Evaluation board with the EV10DS130AZPY 10-bit MUXDAC soldered,
- SMA connectors for CLK, CLKN, OUT, OUTN, SYNC, SYNCN, DSP, DSPN, DSP OUT, DSPN OUT and CAL,
- ALTERA FPGA soldered to generated the logical pattern,
- Banana jacks for the power supply accesses, the Die junction Temperature monitoring functions, reference resistor,
- An RS-232 connector for PC interfaces.

The board dimensions are $180 \text{ mm} \times 210 \text{ mm}$.

The board comes fully assembled and tested with the EV10DS130A installed.





As shown in Figure 1-1, different power supplies are required:

- V_{CCA5} = 5V analog positive power supply,
- V_{CCD} = 3.3V digital positive power supply,
- V_{CCA3} = 3.3V analog output power supply,
- 5V FPGA.

Section 2

Hardware Description

2.1 Board Structure

In order to achieve optimum full speed operation of the EV10DS130AZPY-EB 10-bit MUXDAC, a multi-layer board structure was retained for the evaluation board. Six copper layers are used, dedicated to the signal traces, ground planes and power supply planes.

The board is made in RO4003 dielectric material.

The following table gives a detailed description of the board's structure.

Table 2-1.	Board Layer	Thickness	Profile
------------	-------------	-----------	---------

Layer	Characteristics
Layer 1 Copper layer	Copper thickness = $40 \ \mu m$ (with NiAu finish) AC signals traces = 50Ω microstrip lines DC signals traces
RO4003 / dielectric layer	Layer thickness = 200 μ m
Layer 2 Copper layer	Copper thickness = 18 μm Ground plane = AGND – DGND plane
RO4003 / dielectric layer	Layer thickness = 350 µm
Layer 3 Copper layer	Copper thickness = 18 μ m Power plane = FPGA supplies, V _{CCD} , V _{CCA3} , Signals
RO4003 / dielectric layer	Layer thickness = 350 µm
Layer 4 Copper layer	Copper thickness = $18 \ \mu m$ Reference plane = ground and power plane
RO4003 / dielectric layer	Layer thickness = 350 µm
Layer 5 Copper layer	Copper thickness = 18 μ m Power planes = DGND, V _{CCA5} , GA plane
RO4003 / dielectric layer	Layer thickness = 200 µm
Layer 6 Copper layer	Copper thickness = $40 \ \mu m$ (with NiAu finish) AC signals traces = 50Ω microstrip lines DC signals traces

The board is 1.6 mm thick.

2.2 Analog Outputs The differential analog output is provided by SMA connectors (Reference: VITELEC 142-0701-8511).

Both pairs are AC coupled using 100 nF capacitors. (Reference ATC545L Series UBC).

Special care was taken for the routing of the analog output signal for optimum performance in the high frequency domain:

- 50 Ω lines matched to ±0.1 mm (in length) between OUT and OUTN,
- 605 µm pitch between the differential traces,
- 1000 µm between two differential pairs,
- 395 µm line width,
- 40 µm thickness,
- 850 µm diameter hole in the ground layer below the OUT and OUTN ball footprints.





Note: The analog output is AC coupled with 100 nF very close to the SMA connectors.

2.3 Clock Inputs The differential clock inputs is provided by SMA connectors (Reference: VITELEC 142-0701-8511).

Both pairs are AC coupled using 100 pF capacitors.

Special care was taken for the routing of the clock input signal for optimum performance in the high frequency domain:

- 50Ω lines matched to ±0.1 mm (in length) between CLK and CLKN,
- 605 µm pitch between the differential traces,
- 1000 µm between two differential pairs,
- 395 µm line width,
- 40 µm thickness,
- 850 µm diameter hole in the ground layer below the CLK and CLKN ball footprints.

Figure 2-2. Board Layout for the Differential Analog and Clock Inputs





2.4 Digital Inputs

The digital input lines were designed with the following recommendations:

- 50Ω lines matched to ±2.5 mm (in length) between signal of the same differential pair,
- ±1 mm line length difference between signals of two differential pairs,
- 500 µm pitch between the differential traces,
- 650 µm between two differential pairs,
- 300 µm line width,
- 40 µm thickness.

Figure 2-3. Board Layout for the Differential Digital Outputs



The digital inputs are compatible with LVDS standard. They are on-chip 100Ω differentially terminated.

2.5 SYNC Inputs The hardware reset signals are provided; SYNC, SYNCN corresponds to the reset of the output of the DAC (analog reset).

The differential reset inputs are provided by SMA connectors (Reference: VITELEC 142-0701-8511). The signals are AC coupled using 10 nF capacitors and pulled up and down resistors.

- 50 Ω lines matched to ±0.1 mm (in length) between SYNC and SYNCN,
- 605 µm pitch between the differential traces,
- 1000 µm between two differential pairs,
- 395 µm line width,
- 40 µm thickness.

Figure 2-4. Board Layout for the SYNC Signal



2.6DSP, DSPN
Signals InputsThe differential DSP and DSPN signals are provided by the SMA connectors (reference:
VITELEC 142-0701-8511).

Special care was taken for the routing of DSP, DSPN signals for optimum performance in the high frequency domain:

- 50 Ω lines matched to ±0.1 mm (in length) between DSP and DSPN,
- 500 µm pitch between the differential traces,
- 650 µm between two differential pairs,
- 300 µm line width,
- 40 µm thickness.

Figure 2-5. Board Layout for the DSP Signal



These signals are compatible with LVDS standard. They are on-chip $100\Omega\,differentially$ terminated.

DSP, DSPN are not used for normal operation. They can be left open.

2.7 DSP OUT, DSPN OUT Signals Outputs

The differential DSP OUT and DSPN OUT signals are provided by the SMA connectors (reference: VITELEC 142-0701-8511).

Special care was taken for the routing of DSP OUT, DSPN OUT signals for optimum performance in the high frequency domain:

- 50Ω lines matched to ±0.1 mm (in length) between DSP OUT and DSPN OUT,
- 500 µm pitch between the differential traces,
- 650 µm between two differential pairs,
- 300 µm line width,
- 40 µm thickness.

Figure 2-6. Board Layout for the DSP OUT Signal



These signals are compatible with LVDS standard. They are on-chip 100Ω differentially terminated.

DSP, DSPN are not used for normal operation. They can be left open.

2.8CALIBRATION
LinesBoth pairs are AC coupled using 100 nF capacitors. (Reference ATC545L Series UBC).
Calibration lines have exactly the same length than Analog Outputs.

Special care was taken for the routing of the analog output signal for optimum performance in the high frequency domain:

- 50 Ω lines matched to ±0.1 mm (in length) between CAL and CALN,
- 605 µm pitch between the differential traces,
- 1000 µm between two differential pairs,
- 395 µm line width,
- 40 µm thickness,
- 850 µm diameter hole in the ground layer below the CAL and CALN ball footprints.

Figure 2-7. Board Layout for the Differential Analog and Clock Inputs



Note: The calibration lines are AC coupled with 100 nF very close to the SMA connectors.

2.9 IDC Inputs

The signals are AC coupled using 10 nF capacitors and pulled up and down resistors.

- 50 Ω lines matched to ±0.1 mm (in length) between IDC_P and IDC_N,
- 605 µm pitch between the differential traces,
- 1000 µm between two differential pairs,
- 395 µm line width,
- 40 µm thickness.

Figure 2-8. Board Layout for the IDC Signal



2.10 Power Supplies Layers 3, 4 and 5 are dedicated to power supply planes (V_{CCA3}, V_{CCD}, V_{CCA5} and 5V FPGA) The supply traces are low impedance and are surrounded by two ground planes (layer 2 and 5). Each incoming power supply is bypassed at the banana jack by a 1 μF Tantalum capacitor in parallel with a 100 nF chip capacitor. Each power supply is decoupled as close as possible to the EV10DS130A device by 10 nF in parallel with 100 pF surface mount chip capacitors.

Section 3

Operating Characteristics

3.1	Introduction	This section describes a typical configuration for operating the evaluation board of the EV10DS130A 10-bit MUXDAC. The analog output signal and the sampling clock signal should be in a differential fashion.				
		Note: The analog outputs and clock are AC coupled on the board.				
3.2	Operating	1. Install the SPI software as described in section 4 "Software Tools".				
	Procedure	 Connect the power supplies and ground accesses through the dedicated banana jacks. A 200 M = 2.200 M = 50 and for the EPGA 150 M 				
		$v_{CCA3} = 3.5v$, $v_{CCD} = 3.5v$, $v_{CCA5} = 5v$ and for the FFGA +5v				
		The clock input level is typically 3 to 10 dBm and should not exceed 12 dBm (into 50Ω).				
		 Connect the analog output signals (the board has been designed to allow only AC coupled analog outputs). The analog output signals must be used in differen- tial via differential-to-single transformer. 				
		5. Connect the PC's RS-232 connector to the Evaluation Board's serial interface.				
		Switch on the DAC power supplies: Recommended power up sequence in the following order:				
		1 st power supply: V _{CCD} = 3.3V				
		2^{nd} power supply: V _{CCA3} = 3.3V				
		3^{rd} power supply: $V_{CCA5} = 5V$				
		7. Turn on the RF clock generator.				
		8. Switch on the FPGA power supply				
		9. Perform an analog reset on the device.				
		10. Launch software. (software must be lunch with evaluation board power ON)				
		The EV10DS130AZPY-EB evaluation board is now ready for operation.				
		Note: To use the software, you should be in Administrator mode.				

There is a sequencing power-up:

- 1. Power ON the power supplies of the DAC (V_{CCD} = 3.3V, V_{CCA3} = 3.3V then $V_{CCA5} = 5V)$
- 2. Turn ON the clock generator.
- 3. Power ON the power supply of the FPGA
- 4. Put jumper ramp test
- 5. If you good synchronization, remove jumper ramp test

Note:

$V_{CCD} = 3.3V$	$V_{CCD} = 190 \text{ mA}$	compliance = 250 mA
$V_{CCA2} = 3.3V$	$V_{CCA2} = 85 \text{ mA}$	compliance = 150 mA
$V_{CCA5} = 5V$	$V_{CCA5} = 108 \text{ mA}$	compliance = 200 mA
FPGA = 5V	$V_{CCA5} = 1.5A$	compliance = 2A

The following graph shows a good synchronization.





If you have not ramp (cf: graphs below) on the output, push reset board or turn off power and restart.



3-2

EV10DS130AZPY-EB Evaluation Kit User Guide

When using patterns, clock can be set at any value from 600 Msps up to 3.3 Gsps in the initial configuration [OCDS: 00 and PSS: 0]. However one may lose FPGA-DAC synchronization upon clock frequency change. For resynchronization, a hard reset (board reset button) followed by a pattern reload will be required.

Note: If OCDS mode is different from 00, DSP clock is divided by 2, 4 or 8 and some frequency zones are forbidden due to FPGA code.

3.3 Electrical For more information, please refer to the device datasheet. **Characteristics**

Parameter	Symbol	Comments	Recommended Value	Unit
Positive analogue supply voltage	V _{CCA5}		5	V
Positive analogue supply voltage	V _{CCA3}		3.3	V
Positive digital supply voltage	V _{CCD}		3.3	V
Digital inputs (on each single- ended input) and IDC signal V _{IL} V _{IH} Swing	A0A09, A0NA09N B0B09, B0NB09N C0C09, C0NC09N D0D09, D0ND09N IDC_P, IDC_N		1.075 1.425 350	
Master clock input	CLK, CLKN		1.2	Vpp
Master clock input power level Differential mode	P _{CLK}		3	dBm
Control functions inputs	MUX, OCDS, PSS, MODE, PSS	V _{IL} V _{IH}	0 V _{CCD}	V V
Gain Adjustment function	GA		0 V _{CCA3}	V
Operating Temperature Range	Tc = Tcase Tj = T junction	Commercial "C" grade Industrial "V" grade	0°C < Tc, Tj < 90°C −40°C < Tc, Tj < 110°C	°C

Table 3-1. Recommended Conditions of Use

Notes: Analog output is in differential

Recommended power supplies sequence: $V_{CCD,}$ V_{CCA3} , V_{CCA3} .

Table 3-2. Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Notes
RESOLUTION			10		bit	
ESD CLASSIFICATION			Class 1B			
POWER REQUIREMENTS						
Power Supply voltage - Analogue - Analogue - Digital	V _{CCA5} V _{CCA3}	4.75 3.15 3.15	5 3.3 3.3	5.25 3.45 3.45	v v	
Power Supply current (4:1 MUX) - Analogue - Analogue - Digital				83.7 106 186.9	mA mA mA	
Power Supply current (2:1 MUX) - Analogue - Analogue - Digital	I _{CCA5} I _{CCA3} I _{CCD}			83.7 106 159.6	mA mA mA	
Power dissipation (4:1 MUX)	P _D		1.38		W	
Power dissipation (2:1 MUX)	PD		1.29		W	

e2v

Section 4

Sofware Tools

Overview	The MUXDAC 10-bit Evaluation user interface software is a Visual C++ compiled graphical interface that does not require a licence to run on a Windows NT and Windows 2000/98/XP PC.			
	The software uses intuitive push-buttons and pop-up menus to write data from the hardware.			
Configuration	The advised configuration for Windows 98 is:			
	PC with Intel Pentium Microprocessor of over 100 MHz,			
	Memory of at least 24 Mo.			
	For other versions of Windows OS, use the recommended configuration from Microsoft.			
	Note: Two COM ports are necessary to use two boards simultaneously.			
Getting Started	 Install the 10-bit MUXDAC application on your computer by launching the Setup_EV10DS13xZPY.exe install (please refer to the latest version available). 			
	The cover shows in Figure 4.4 is displayed.			

The screen shown in Figure 4-1 is displayed:

Figure 4-1. Application "Setup wizard" window Setup process will start with this first information screen. Click on **Next** to step to the next screen



2. Select Destination Location

Figure 4-2. "Select Destination Location" Window

This dialog displays destination Location of application. Change it to your convenience, or choose it by clicking on **Next** button.

stalled?	
10bits into the following	folder.
o select a different folde	er, click Browse.
	Browse
red	
eu.	
< Back N	ext > Canc
	stalled? 10bits into the following o select a different fold red.

3. Select Start Menu Folder

Figure 4-3. "Select Start Menu Folder" window

Next dialog displays Start Menu entry to store application shortcut. Change it to your convenience, or choose it by clicking on **Next** button.

IP		
Select Start Menu Folder		
Where should Setup place the program's	shortcuts?	Ĉ
Setup will create the program's	shortcuts in the following	Start Menu folder.
To continue, click Next. If you would like	to select a different folde	r, click Browse.
e2v		Browse

Next dialog asks you if you want an application shortcut on your desktop. Change it to your convenience, or choose it by clicking on **Next** button.

Setup	×
Select Additional Tasks Which additional tasks should be performed?	
Select the additional tasks you would like Setup to perform while installing EV10D513xZPY 10bits, then click Next.	
Additional icons:	
Create a desktop icon	
< <u>B</u> ack Next >	Cancel

4. Ready to install

Figure 4-4. "Ready to Install" window

Next dialog shows a resume about operations setup will perform to complete installation. If you're agreeing, click on **Install** to start it.

etup		×
Ready to Install Setup is now ready to begin installing EV10D	9513xZPY 10bits on your compute	er.
Click Install to continue with the installation, change any settings.	or click Back if you want to revie	w or
Destination location: C:\Program Files\e2v\EV10DS13xZPY		<u> </u>
Start Menu folder: e2v		
Additional tasks: Additional icons: Create a desktop icon		
र		¥ F
	< Back	Cancel

If you're agreeing, click on **Install** to start it.



Next dialog shows that application shortcut. Change is complete installation. Click on **OK**.

Figure 4-5. "Completing Setup wizard" window



Setup is now completed successfully. You can start application by double clicking on the following icon on your desktop.



The window shown in Figure 4-6 will be displayed.

Figure 4-6. "User Interface" Window

e2V				Reset
ettings Loading Pattern ge	enerator			
Mux Ratio	C On	in o		2 3
Mode	PSS 0 1	2 3	4 5	6 7
Status Disable polling (PLL, STVF, HVTF) Start Algorithme	Setup time violation	flag (STVF) —	Hold time violation	n flag (HTVF) — © Off
=1			Canad	Arely

4.4 Troubleshooting

- 1. check that you own rights to write in the directory
 - 2. check for the available disk space
 - 3. check that at least one RS-232 serial port is free and properly configured
 - 4. check that the serial port and DB9 connector are properly connected
 - 5. check that all supplies are properly powered on

The serial port configuration should be as fallows:

- bit rate: 19200
- Data coding: 8 bits
- 1 start bit, 1 stop bit
- No parity check

Figure 4-7. User Interface Hardware Implementation



- 1. use an RS-232 port to send data to the DAC
- 2. connect the crossed DB9 (F/F) cable between your PC and your evaluation board as illustrated in Figure 4-8.





4.5 Operating Modes

4.5.1 Setting

e2V				Reset
ettings Loading Pattern ge	nerator			
Mux Ratio	Sync	© Off		2 3
Mode	PSS 0 1 Ū	2 3	4 5	6 7
Status Disable polling (PLL, STVF, HVTF) Start Algorithme	Setup time violation	flag (STVF)	Hold time violation	n flag (HTVF) — @ Off
			Cancel	Apply

The software allows choosing between the Mux Ratio 2 to 1 or 4 to 1

Mux Ratio —]
• 4:1	C 2:1

The software allows adjusting the "PSS" (Phase Shift Select) delay to avoid a forbidden timing area between the data input and the clock input. The PSS step is 0.5*Tclk.



Mode Function:

The MODE Function allows choosing between NRZ, reshaped NRZ, RTZ and RF functions.



Label	Value	Description	Default setting	Position (IHM)
MODE[1:0] 00 01 10 11 11	NRZ mode		0	
	01	Narrow RTZ (NRTZ)	00	1
	10	RTZ Mode (50%)	NRZ mode	2
	11	RF		3

OCDS Function:

The software allows changing the DSP clock internal division factor from 1 to 2, 4 or 8.



Label	Value	Description	Default setting	Position (IHM)
	00	DSP clock frequency is equal to the sampling clock divided by 2N		0
0	01	DSP clock frequency is equal to the sampling clock divided by 2N*2	00	1
	10	DSP clock frequency is equal to the sampling clock divided by 2N*4	00	2
	11	DSP clock frequency is equal to the sampling clock divided by $2N*8$		3

SYNC Function:

The SYNC function allows resting DAC

ÖOff

Note: Use function when DAC is not synchronizes.

Status Function:

The polling function allows scanning the FPGA to known the FGPA version and the PLL state. Setup time violation flag and Hold time violation flag used allow knowing if DAC are sampling correctly datas which are sent by the FPGA.

Press "Start Algorithm" for automatic function. Algoritm allow avoiding a forbidden timing but this is not optimum position.

Status				
Disable polling (PLL, STVF, HVTF)	Setup time viol	ation flag (STVF)	Hold time violatio	n flag (HTVF)
Start Algorithme	O On	© 0ff	0 Un	••• Uff

4.5.2 Loading

This module allows to send to pattern to the MUXDAC.

attings Loading	Pattern generator			
Ramp ———	c	ON @C	IFF	
Pattern				
Г				
Nb vector		Vout (dBF	S)	
MUX Resolution		Folk (MH: Fout (MH	z)	
	,(Send pattern	* 1	
Control				
		Start		

We can choose to send a ramp pattern or to send a dedicated pattern.

For ramp pattern:

- active "Ramp" ON

Ramp (• ON O OFF	
--------	------------	--

- Press Apply

		Cancel		Apply	
--	--	--------	--	-------	--

For dedicated pattern:

■ Find the pattern file in the Folders architecture

Pattern				
	Nb vectors MUX Resolution		Vout (dBFS) Fclk (MHz) Fout (MHz)	
		(Send pattern	

■ Check the information (nb vectors, Mux ...)

Regarder dans :	a 4096 vectors			- 🕂 🎟 -	
	3000M_100.0M	0.0dBES_10b.txt			
vies documents	3000M_2900.0M	1_0.0dBFS_10b.txt			
récents	3000M_3800.0M	1_0.0dBFS_10b.txt			
	E 3000M_4400.0M	1_0.0dBFS_10b.txt			
Bureau					
Daleda					
Mes documents					
- 29					
Poste de travail					
Favoris réseau	Nom du fichier :	3000M_2900.0M_0).0dBFS_10b.txt	-	<u>0</u> uvrir

Press Send pattern

Pattern	ettings\AdminBanc\Bure	au\4096 vectors\3000	M 2900.0M 0.0dBFS 1	Ob.txt
Nb vectors MUX Resolution	4096 2 (DMUX4:1) 10	Vout (dBFS) Fclk (MHz) Fout (MHz)	0.000000 3000.000000 2899.840088	
	Se	end pattern		
ss Start	_		_	
	Cancel	Аррі	,	

4.5.3 Pattern Generator

This module allows creating sinewave pattern file only in order to send the data to the MuxDac.

e2V		Reset
ettings Loading Pattern generator		
Vout (dBFS) (0 to -999)	5	
Fclk (MHz)	264	
Fout (MHz)	3.4	
Number of vector (multiple of 8)	2048	
MUX (1: DMUX2:1, 2: DMUX4:1)	1	
Resolution (bits)	10	
	Create p	attern
=	Canc	el Ánniu

Pattern generator procedure:

■ Put information for each field.

Vout (dBFS) (0 to -999)	0
Folk (MHz)	. 3000
Fout (MHz)	2900
Number of vector (multiple of 8)	4096
MUX (1: DMUX2:1, 2: DMUX4:1)	2
Resolution (bits)	10

- Note: Not to exceed 4096 vectors with this generator otherwise it generates spurs in the FFT spectrum.
- Put the way of the target folder to save the pattern



registrer sous						?
Enregistrer <u>d</u> ans :	6 4096pts		•	+ 🖻 🗎	*	
	3000M_100.0M	_0.0dBFS_10b.txt				
	3000M_400.0M	_0.0dBFS_10b.txt				
vies documents	3000M_700.0M	_0.0dBFS_10b.txt				
	3000M_1400.0	4_0.0dBFS_10b.txt				
	3000M_1600.0	M_0.0dBFS_10b.txt				
	3000M 1800.0	4 0.0dBFS 10b.txt				
	3000M 2900.01	1 0.0dBFS 10b.txt				
	3000M 3800.0	1 0.0dBFS 10b.txt				
>	3000M_4400.0	M_0.0dBFS_10b.txt				
fes documents						
roste de travall						
	-				12.14	
Favoris réseau	<u>N</u> om du fichier :	3000M_2900.0M_0.	.0dBFS_10	b.txt	-	<u>Enregistre</u>
	Type:	Text files (*.txt)			-	Annuler

■ Push "create pattern"

Crasta nattorn
create pattern

If you wish to create your own pattern file, please make sure to follow the below example.

Example of Pattern file

# Vout (dBFS)	0								
# Fclk (MHz)		3000	0							
# Fout (MHz)	998.	108							
# MUX		2	DMUX	(4:1						
# Nb vectors		4090	6							
#										
Vector 0:	100	0000	0000	111(0111101	(000100001	0	01111	00111
Vector 1:	111	0111	1101	000	1000111	(011111111	1	11110	00001
Vector 2:	000	1000	0011	011	1101110		111100010	0	00010	10000
Vector 3:	011	1101	1110	111	1001111	(000101110	1	01111	00110
Vector 4:	111	1001	1010	000	1010011	(011101111	0	11110	01101
Vector 5:	000	1011	1001	011	1010101		111101000	0	00010)11110
				•••••		••••				
						••••		etc		
Vector 4092:	000	0110)101	1000	010111		111011001	1	00001	00001
Vector 4093:	100	0010)100	111(0111101	(000011101	0	10000	01011
Vector 4094:	111	0111	1011	0000	0111101		100000100	1	11100	11000
Vector 4095:	000	1000	010	1000	0011000		111010010	1	00010	01110

4.6 Configuration and Software of the FPGA Memory

4.6.1 PROG FPGA The configuration of the FPGA memory is done via the connector "PROG FPGA" already solder on the evaluation board.

This is the scheme below:



Connector type HE10 male 2x5 points

Pin	Name	Pin	Name
1	DCLK (Serial clock)	2	GND (ground)
3	CONF-DONE (pull-up VCC)	4	VCC = 3.3V
5	nCONFIG (pull-up VCC)	6	nCE (pull-down)
7	DATA0 (data prog FPGA)	8	nCSO (Chip select)
9	ASDO	10	GND (ground)

For the configuration of the serial memory, there is 4 bit of configuration (MSL0-3).

In this application note we use the FAST AS (40 MHz) mode.

MSEL3: jumper out MSEL2: jumper in MSEL1: jumper in MSEL0: jumper in

Configuration Scheme	MSEL3	MSEL2	MSEL1	MSEL0
Fast AS (40 MHz) ⁽¹⁾	1	0	0	0
Remote system upgrade fast AS (40 MHz) ⁽¹⁾	1	0	0	1
AS (20 MHz) ⁽¹⁾	1	1	0	1
Remote system upgrade AS (20 MHz) ⁽¹⁾	1	1	1	0

Table 4-1. Stratix II & Stratix II GX MSEL Pin Settings for AS Configuration Schemes

Note: 1. Only the EPCS16 and EPCS64 devices support a DCLK up to 40 MHz clock ; other EPCS devices support a DCLK up to 20 MHz. Refer to the Serial Configuration Devices Data Sheet for more information.

4.6.2 FPGA Configuration FPGA configuration with JTAG is use on debug mode. with JTAG

Note: if the evaluation board is power off, the FPGA lose the configuration

The program is done via JTAG connector. This connector is not on the evaluation board.

This is the schema below:



- Notes: 1. The pull-up resistor should be connected to the same supply voltage as the USB Blaster, Master Blaster (V_{10} pin), ByteBlaster II, or ByteBlasterMV cable.
 - 2. The jumper configuration (MSEL) has no effect in this mode.

Connector type HE10 male 2x5 points

Pin	Name	Pin	Name
1	TCK (pull down)	2	GND (ground)
3	TDO	4	VCC = (3.3V)
5	TMS (pull up)	6	NC
7	NC	8	NC
9	TDI (pull up)	10	GND (ground)

We use JTAG USB for the FPGA program in JTAG mode.

- 4.6.3 Configuration of the FPGA on EV10DS130AZPY evaluation board
- This sequence is correct for the serial memory configuration and JTAG configuration.

Sequence:

Setup the power supplies +5V

Connect the jumper MSEL (only for the serial memory)

MSEL3: jumper off (signal to 3.3V)

MSEL2, MSEL1, MSEL0: jumper on (signal to GND)

RAMP _PATTERN: no jumper

Connect the USB BLASTER ALTERA cable on the evaluation board. PROG FPGA: for serial memory configuration JTAG: for the JTAG configuration

Power on the Supplies

+5V

Lunch ALTERA QUARTUS II 8.0 software (or update version)

Click on " Program"

The window below is openning:

Check that the USB blaster is select, else click on Hardware Setup to do it.

Select the mode Active Serial Programming for the serial memory program.

Select the mode JTAG for program via JTAG

Choose the program file (teoden_top.pof design 3GHZ) via " Add file ". The information must be note.

click on "	Start "	to	lunch	the	program.
------------	---------	----	-------	-----	----------

🖥 Quartus II - [Ch	ain1.cdf*]											- 🗆 🗙
File Edit Processing Tools Window												
🏩 Hardware Setup USB-Blaster [USB-0] Mode: Active Serial Programming 💌						Progress:		0%				
Enable real-time I	SP to allow background prog	ramming (for MAX II devi	ces)									
🏓 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
🖬 Stop	F:/TEODEN/prog-FPGA	EPCS64	762B3191	0000000	V	V						
📲 Auto Detect												
X Delete												
Add File												
👺 Change File												
🗳 Save File												
Add Device												
🕈 Up												
🔑 Down												
Ready											NUM	

The FPGA configuration is done when the indicator shows 100%

For the serial memory mode, power off: 5V supplies.

Disconnect the USB BLASTER ALTERA cable, then power up the evaluation to load the software via the external serial memory.

4.6.4 FPGA Block The following figure repres

The following figure represents the block Diagram of the FPGA:





Note: FPGA block diagram is the same between CICGA and fpBGA.

Section 5

Application Information

5.1 Analogue Input

The analogue output is in differential AC coupled mode as described in Figure 5-1.

The single-ended operation for the analog output is allowed but it may degrade the DAC performance significantly. It is thus recommended to use a differential via an external balun or differential amplifier.

Ultra-broadband capacitors are used for analogue output. This capacitor is ultra-low loss, flat frequency response and an excellent match over multiple octaves of frequency spectrum.

Note: References of differential amplifiers and external baluns:

- M/A-COM H9 balun (1 Nyquist zone)
- M/A-COM TP101 1:1 transformer (1 Nyquist zone)
- ANAREN 3A0056 3dB coupler 2G-4G (2 and 3 Nyquist zone)
- KRYTAR double arrow 180° hybrid 0.5G-8G (2 and 3 Nyquist zone)





5.2 Clock Inputs

The clock input can be entered indifferently in single-ended or differential mode with no performance degradation. The clock is AC coupled via 100 pF capacitors as described in Figure 5-2.

Figure 5-2. Clock Input Implementation



If used in single-ended mode, CLKN should be terminated to ground via a 50Ω resistor. This is physically done by shorting the SMA on CLKIN with a 50Ω cap.

The jitter performance on the clock is crucial to obtain optimum performance from the DAC. We thus recommend using a very low phase noise clock signal if a fixed frequency is used.

5.3 SYNC Inputs The SYNC, SYNCN is necessary to start the DAC after power up.

The reset signal is implemented as illustrated in Figure 5-3. We recommend applying a square LVDS signal.

Figure 5-3. SYNC, SYNCN Inputs Implementation



5.4 Input Data The output data are LVDS and are 100Ω on chip terminated to ground as shown in Figure 5-4.

Figure 5-4. Output Data On-Board Implementation



5.5 Diode for Junction Temperature Monitoring Two 2 mm banana jacks are provided for the die junction temperature monitoring of the DAC. One banana jack is labeled DIODE and should be applied a current of up to 1 mA (via a multimeter used in current source mode) and the second one is connected to GND.

There is possibility to protect the DAC diode is protected via 2×3 head-to-tail diodes.

Figure 5-5 describes the setup for the die junction temperature monitoring using a multimeter.





Note: Protection diodes are not connected.

Application Information

Section 6

Ordering Information

Table 6-1. Ordering Information

Part Number	Package	Temperature Range	Screening Level	Comments
EV10DS130ACZPY	fpGBA196RoHS	0°C <tc, 90°c<="" td="" tj<=""><td>Commercial « C » Grade</td><td></td></tc,>	Commercial « C » Grade	
EV10DS130AVZPY	fpGBA196RoHS	–40°C <tc, 110°c<="" <="" td="" tj=""><td>Industrial « V » Grade</td><td></td></tc,>	Industrial « V » Grade	
EV10DS130AZPY-EB	fpGBA196RoHS	Ambient	Prototype	Evaluation board

Ordering Information

Section 7 Appendix

7.1 EV10DS130AZPY-EB Electrical **Schematics**

Figure 0-1. Power Supplies Bypassing



Figure 7-1. Power Supplies Decoupling (J = ±5% Tolerance)



DGND

VOOR

Appendix

Figure 7-2. Electrical Schematics (DAC)



Figure 7-3. Bloc Control



Appendix

Figure 0-2. FPGA



Figure 7-4.



7.2 EV10DS130AZPY-EB Board Layers

Figure 7-5. SIG 1 Top Layer





Figure 7-7. SIG2 AGND + DGND Plane







Figure 7-9. SIG4 AGND + Power Supplies





Appendix

e2v

How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v Itd 106 Waterhouse Lane Chelmsford Essex CM1 2QU England Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace F-91572 Bièvres Cedex France Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529 mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell Germany Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547 mailto: enquiries-de@e2v.com

Americas

e2v inc 520 White Plains Road Suite 450 Tarrytown, NY 10591 USA Tel: +1 (914) 592 6050 or 1-800-342-5338, Fax: +1 (914) 592-5148 mailto: enquiries-na@e2v.com

Asia Pacific

e2v Itd 11/F., Onfem Tower, 29 Wyndham Street, Central, Hong Kong Tel: +852 3679 364 8/9 Fax: +852 3583 1084 mailto: enquiries-ap@e2v.com

Product Contact:

e2v Avenue de Rochepleine BP 123 - 38521 Saint-Egrève Cedex France Tel: +33 (0)4 76 58 30 00 **Hotline**: mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.